Digi NS9750 User Manual Page 54

  • Download
  • Add to my manuals
  • Print
  • Page
    / 88
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 53
SDRAM timing
50       
NS9750B-A1 Datasheet 03/2006
SDRAM load mode
SDRAM refresh mode
Clock enable timing
M4
M9
M8
M7
M5
op code
clk_out<3:0>
dy_cs_n<3:0>*
ras_n
cas_n
we_n
addr<11:0>
prechg CS0 rf CS1 rf CS2 rf CS3 rf
M9
M8
M7
M6
M6
M6
M6
clk_out<3:0>
dy_cs0_n
dy_cs1_n
dy_cs2_n
dy_cs3_n
ras_n
cas_n
we_n
M13
M14M3
clk_out<3:0>
clk_en<3:0>
SDRAM cycle
Page view 53
1 2 ... 49 50 51 52 53 54 55 56 57 58 59 ... 87 88

Comments to this Manuals

No comments